Explicit Delay and Power Estimation Method for CMOS Inverter Driving on-Chip RLC Interconnect Load
نویسندگان
چکیده
The resistive-inductive-capacitive behavior of long interconnects which are driven by CMOS gates are presented in this paper. The analysis is based on the π-model of a RLC load and is developed for submicron devices. Accurate and analytical expressions for the output load voltage, the propagation delay and the short circuit power dissipation have been proposed after solving a system of differential equations which accurately describe the behavior of the circuit. The effect of coupling capacitance between input and output and the short circuit current on these performance parameters are also incorporated in the proposed model. The estimated proposed delay and short circuit power dissipation are in very good agreement with the SPICE simulation with average relative error less than 6%. Keywords—Delay, Inverter, Short Circuit Power, π-Model, RLC Interconnect, VLSI
منابع مشابه
Closed Form Solution for Delay and Power for a Cmos Inverter Driving Rlc Interconnect under Step Input
In this paper, a closed form delay and power model of a CMOS inverter driving a resistive-inductive-capacitive load is presented. The model is derived from Sakurai’s alpha-power law and exhibits good accuracy. The model can be used for the design and analysis of the CMOS inverters that drive a large interconnect RLC load when considering both speed and power. Closed form expressions are also pr...
متن کاملDelay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load
A delay and power model of a CMOS inverter driving a resistive-capacitive load is presented. The model is derived from Sakurai’s alpha power law and exhibits good accuracy. The model can be used to design and analyze those inverters that drive a large RC load when considering both speed and power. Expressions are provided for estimating the propagation delay, transition time, and short circuit ...
متن کاملDelay and power expressions characterizing a CMOS inverter driving an RLC load
On-chip parasitic inductance has become an important design issue in high speed integrated circuits. On-chip inductance may degrade on-chip signal quality, affect transmission delay, and cause additional short-circuit power dissipation. The effects of onchip inductance on the output voltage, propagation delay, and shortcircuit power of a CMOS inverter are presented in this paper. Analytic equat...
متن کاملTransient analysis of a CMOS inverter driving resistive interconnect
Expressions characterizing the output voltage and propagation delay of a CMOS inverter driving a resistive-capacitive interconnect are presented in this paper. The MOS transistors are characterized by the th power law model. In order to emphasize the nonlinear behavior of a CMOS inverter, the interconnect is modeled as a lumped load. The propagation delay of a CMOS inverter is characterized for...
متن کاملReduced Order Long Interconnect Modeling
As the size of the integrated circuits become smaller with higher speed of operation, the RLC interconnect effects have greater impact on signal propagation and signal integrity issue that is reflected in terms of noise or cross talk effects and giving rise to delay, ringing, glitches and overshoot, undershoot or false signaling problems etc. (figure-1, [7]). These definitely impose a great cha...
متن کامل